



G532/G512/G732/G712 LWS/LW/LV/LU Block Diagram

Comet Lake H Refresh Platform



Reset Circuit	Power
Reset Circuit	+VDD0B/+VDD0A/+VDD0T
Thermal Sensor	+VCCIO
PWM Fan	+1.8VVSUS
Switch & LEDs	+1.8VVSUS
Discharge Circuit	1.2V+VTTG2.5V
Power Protect	+3VDSW/+VSUS
DC & Battery	Load Switch
Skew Holes	Charge
	Protection
	VGA CORE (+VWDD)
	+VWDD0S
	+FBVDDQ (+1.5V)
	+12VS
	IPC

Main Board

[illegible]



Project Name

G711GW

Rev

R1.3

Title : **CYPRESS CCG4**

Size

D


Dept.: **ASUSTeK COMPUTER**



Engineer: **Gaming RD**

Date: **Wednesday, January 15, 2020**

Sheet **12** of **103**

<Variant Name>

		Title : *****	
ASUSTeK COMPUTER		Engineer:	Gaming RD
Size C	Project Name G711GW		Rev 1.0
Date: Wednesday, January 15, 2020		Sheet 19 of 103	

CF20-0 -> Reversed
CF20-0 -> PCIE6 2x8

Display




Table 8-3. Few Supported Normal and Lane-reversed Bifurcation Configurations

x16 Controller Negotiated Width	x8 Controller Negotiated Width	x4 Controller Negotiated Width	Processor	Physical Lanes															
				0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
x16	Off	Off	Direct	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
x8	x8	Off	Direct	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
x8	x4	Off	Direct	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
x16	Off	Off	Reverse	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
x8	x8	Off	Reverse	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
x8	x4	x4	Reverse	3	2	1	0	3	2	1	0	7	6	5	4	3	2	1	0

Notes:

- Support is also provided for narrow width and use devices with lower number of lanes (that is, usage on x4 configuration), however further bifurcation is not supported.
- In case that more than one device is connected, the device with the highest lane count, should always be connected to the lower lanes, as follows:
 - Connect lane 0 of 1st device to lane 0.
 - Connect lane 0 of 2nd device to lane 8.
 - Connect lane 0 of 3rd device to lane 12.
 For example:
 - When using 1x8 + 2x4, the 8 lane device must use lanes 0-7.
 - When using 1x4 + 1x2, the 4 lane device must use lanes 0-3, and other 2 lanes device must use lanes 8-9, one lane device must use lane 12.
 - When using 1x4 + 1x2 + 1x1, 4 lane device must use lanes 0-3, two lane device must use lanes 8-9, one lane device must use lane 12.

Refer to D21-0 002 9-184 (37-3732)

31.1.4 Disabling and Termination Guidelines for the Intel® High Definition Audio Interface



When HDA_SDIN[1:0], DISPA_SDIN interface is not implemented on the platform the signal pin(s) may be left unconnected.

When the Intel® Display Audio interface is not implemented, PROC_AUDIO_CLK and PROC_AUDIO_SDI need to be terminated to GND via a weak pull-down resistor (i.e. ~2KΩ), PROC_AUDIO_SDO can be left unconnected.


FUNCTION	Pin No.	Signal Name	REFERENCE	REF POWER	Power
GPIO0	1	GPIO0		1.000000	1.000000
GPIO1	2	GPIO1		1.000000	1.000000
GPIO2	3	GPIO2		1.000000	1.000000
GPIO3	4	GPIO3		1.000000	1.000000
GPIO4	5	GPIO4		1.000000	1.000000
GPIO5	6	GPIO5		1.000000	1.000000
GPIO6	7	GPIO6		1.000000	1.000000
GPIO7	8	GPIO7		1.000000	1.000000
GPIO8	9	GPIO8		1.000000	1.000000
GPIO9	10	GPIO9		1.000000	1.000000
GPIO10	11	GPIO10		1.000000	1.000000
GPIO11	12	GPIO11		1.000000	1.000000
GPIO12	13	GPIO12		1.000000	1.000000
GPIO13	14	GPIO13		1.000000	1.000000
GPIO14	15	GPIO14		1.000000	1.000000
GPIO15	16	GPIO15		1.000000	1.000000
GPIO16	17	GPIO16		1.000000	1.000000
GPIO17	18	GPIO17		1.000000	1.000000
GPIO18	19	GPIO18		1.000000	1.000000
GPIO19	20	GPIO19		1.000000	1.000000
GPIO20	21	GPIO20		1.000000	1.000000
GPIO21	22	GPIO21		1.000000	1.000000
GPIO22	23	GPIO22		1.000000	1.000000
GPIO23	24	GPIO23		1.000000	1.000000
GPIO24	25	GPIO24		1.000000	1.000000
GPIO25	26	GPIO25		1.000000	1.000000
GPIO26	27	GPIO26		1.000000	1.000000
GPIO27	28	GPIO27		1.000000	1.000000
GPIO28	29	GPIO28		1.000000	1.000000
GPIO29	30	GPIO29		1.000000	1.000000
GPIO30	31	GPIO30		1.000000	1.000000
GPIO31	32	GPIO31		1.000000	1.000000
GPIO32	33	GPIO32		1.000000	1.000000
GPIO33	34	GPIO33		1.000000	1.000000
GPIO34	35	GPIO34		1.000000	1.000000
GPIO35	36	GPIO35		1.000000	1.000000
GPIO36	37	GPIO36		1.000000	1.000000
GPIO37	38	GPIO37		1.000000	1.000000
GPIO38	39	GPIO38		1.000000	1.000000
GPIO39	40	GPIO39		1.000000	1.000000
GPIO40	41	GPIO40		1.000000	1.000000
GPIO41	42	GPIO41		1.000000	1.000000
GPIO42	43	GPIO42		1.000000	1.000000
GPIO43	44	GPIO43		1.000000	1.000000
GPIO44	45	GPIO44		1.000000	1.000000
GPIO45	46	GPIO45		1.000000	1.000000
GPIO46	47	GPIO46		1.000000	1.000000
GPIO47	48	GPIO47		1.000000	1.000000
GPIO48	49	GPIO48		1.000000	1.000000
GPIO49	50	GPIO49		1.000000	1.000000
GPIO50	51	GPIO50		1.000000	1.000000
GPIO51	52	GPIO51		1.000000	1.000000
GPIO52	53	GPIO52		1.000000	1.000000
GPIO53	54	GPIO53		1.000000	1.000000
GPIO54	55	GPIO54		1.000000	1.000000
GPIO55	56	GPIO55		1.000000	1.000000
GPIO56	57	GPIO56		1.000000	1.000000
GPIO57	58	GPIO57		1.000000	1.000000
GPIO58	59	GPIO58		1.000000	1.000000
GPIO59	60	GPIO59		1.000000	1.000000
GPIO60	61	GPIO60		1.000000	1.000000
GPIO61	62	GPIO61		1.000000	1.000000
GPIO62	63	GPIO62		1.000000	1.000000
GPIO63	64	GPIO63		1.000000	1.000000
GPIO64	65	GPIO64		1.000000	1.000000
GPIO65	66	GPIO65		1.000000	1.000000
GPIO66	67	GPIO66		1.000000	1.000000
GPIO67	68	GPIO67		1.000000	1.000000
GPIO68	69	GPIO68		1.000000	1.000000
GPIO69	70	GPIO69		1.000000	1.000000
GPIO70	71	GPIO70		1.000000	1.000000
GPIO71	72	GPIO71		1.000000	1.000000
GPIO72	73	GPIO72		1.000000	1.000000
GPIO73	74	GPIO73		1.000000	1.000000
GPIO74	75	GPIO74		1.000000	1.000000
GPIO75	76	GPIO75		1.000000	1.000000
GPIO76	77	GPIO76		1.000000	1.000000
GPIO77	78	GPIO77		1.000000	1.000000
GPIO78	79	GPIO78		1.000000	1.000000
GPIO79	80	GPIO79		1.000000	1.000000
GPIO80	81	GPIO80		1.000000	1.000000
GPIO81	82	GPIO81		1.000000	1.000000
GPIO82	83	GPIO82		1.000000	1.000000
GPIO83	84	GPIO83		1.000000	1.000000
GPIO84	85	GPIO84		1.000000	1.000000
GPIO85	86	GPIO85		1.000000	1.000000
GPIO86	87	GPIO86		1.000000	1.000000
GPIO87	88	GPIO87		1.000000	1.000000
GPIO88	89	GPIO88		1.000000	1.000000
GPIO89	90	GPIO89		1.000000	1.000000
GPIO90	91	GPIO90		1.000000	1.000000
GPIO91	92	GPIO91		1.000000	1.000000
GPIO92	93	GPIO92		1.000000	1.000000
GPIO93	94	GPIO93		1.000000	1.000000
GPIO94	95	GPIO94		1.000000	1.000000
GPIO95	96	GPIO95		1.000000	1.000000
GPIO96	97	GPIO96		1.000000	1.000000
GPIO97	98	GPIO97		1.000000	1.000000
GPIO98	99	GPIO98		1.000000	1.000000
GPIO99	100	GPIO99		1.000000	1.000000

FUNCTION	Pin No.	Signal Name	REFERENCE	REF POWER	Power
GPIO101	101	GPIO101		1.000000	1.000000
GPIO102	102	GPIO102		1.000000	1.000000
GPIO103	103	GPIO103		1.000000	1.000000
GPIO104	104	GPIO104		1.000000	1.000000
GPIO105	105	GPIO105		1.000000	1.000000
GPIO106	106	GPIO106		1.000000	1.000000
GPIO107	107	GPIO107		1.000000	1.000000
GPIO108	108	GPIO108		1.000000	1.000000
GPIO109	109	GPIO109		1.000000	1.000000
GPIO110	110	GPIO110		1.000000	1.000000
GPIO111	111	GPIO111		1.000000	1.000000
GPIO112	112	GPIO112		1.000000	1.000000
GPIO113	113	GPIO113		1.000000	1.000000
GPIO114	114	GPIO114		1.000000	1.000000
GPIO115	115	GPIO115		1.000000	1.000000
GPIO116	116	GPIO116		1.000000	1.000000
GPIO117	117	GPIO117		1.000000	1.000000
GPIO118	118	GPIO118		1.000000	1.000000
GPIO119	119	GPIO119		1.000000	1.000000
GPIO120	120	GPIO120		1.000000	1.000000
GPIO121	121	GPIO121		1.000000	1.000000
GPIO122	122	GPIO122		1.000000	1.000000
GPIO123	123	GPIO123		1.000000	1.000000
GPIO124	124	GPIO124		1.000000	1.000000
GPIO125	125	GPIO125		1.000000	1.000000
GPIO126	126	GPIO126		1.000000	1.000000
GPIO127	127	GPIO127		1.000000	1.000000
GPIO128	128	GPIO128		1.000000	1.000000
GPIO129	129	GPIO129		1.000000	1.000000
GPIO130	130	GPIO130		1.000000	1.000000
GPIO131	131	GPIO131		1.000000	1.000000
GPIO132	132	GPIO132		1.000000	1.000000
GPIO133	133	GPIO133		1.000000	1.000000
GPIO134	134	GPIO134		1.000000	1.000000
GPIO135	135	GPIO135		1.000000	1.000000
GPIO136	136	GPIO136		1.000000	1.000000
GPIO137	137	GPIO137		1.000000	1.000000
GPIO138	138	GPIO138		1.000000	1.000000
GPIO139	139	GPIO139		1.000000	1.000000
GPIO140	140	GPIO140		1.000000	1.000000
GPIO141	141	GPIO141		1.000000	1.000000
GPIO142	142	GPIO142		1.000000	1.000000
GPIO143	143	GPIO143		1.000000	1.000000
GPIO144	144	GPIO144		1.000000	1.000000
GPIO145	145	GPIO145		1.000000	1.000000
GPIO146	146	GPIO146		1.000000	1.000000
GPIO147	147	GPIO147		1.000000	1.000000
GPIO148	148	GPIO148		1.000000	1.000000
GPIO149	149	GPIO149		1.000000	1.000000
GPIO150	150	GPIO150		1.000000	1.000000
GPIO151	151	GPIO151		1.000000	1.000000
GPIO152	152	GPIO152		1.000000	1.000000
GPIO153	153	GPIO153		1.000000	1.000000
GPIO154	154	GPIO154		1.000000	1.000000
GPIO155	155	GPIO155		1.000000	1.000000
GPIO156	156	GPIO156		1.000000	1.000000
GPIO157	157	GPIO157		1.000000	1.000000
GPIO158	158	GPIO158		1.000000	1.000000
GPIO159	159	GPIO159		1.000000	1.000000
GPIO160	160	GPIO160		1.000000	1.000000
GPIO161	161	GPIO161		1.000000	1.000000
GPIO162	162	GPIO162		1.000000	1.000000
GPIO163	163	GPIO163		1.000000	1.000000
GPIO164	164	GPIO164		1.000000	1.000000
GPIO165	165	GPIO165		1.000000	1.000000
GPIO166	166	GPIO166		1.000000	1.000000
GPIO167	167	GPIO167		1.000000	1.000000
GPIO168	168	GPIO168		1.000000	1.000000
GPIO169	169	GPIO169		1.000000	1.000000
GPIO170	170	GPIO170		1.000000	1.000000
GPIO171	171	GPIO171		1.000000	1.000000
GPIO172	172	GPIO172		1.000000	1.000000
GPIO173	173	GPIO173		1.000000	1.000000
GPIO174	174	GPIO174		1.000000	1.000000
GPIO175	175	GPIO175		1.000000	1.000000
GPIO176	176	GPIO176		1.000000	1.000000
GPIO177	177	GPIO177		1.000000	1.000000
GPIO178	178	GPIO178		1.000000	1.000000
GPIO179	179	GPIO179		1.000000	1.000000
GPIO180	180	GPIO180		1.000000	1.000000
GPIO181	181	GPIO181		1.000000	1.000000
GPIO182	182	GPIO182		1.000000	1.000000
GPIO183	183	GPIO183		1.000000	1.000000
GPIO184	184	GPIO184		1.000000	1.000000
GPIO185	185	GPIO185		1.000000	1.000000
GPIO186	186	GPIO186		1.000000	1.000000
GPIO187	187	GPIO187		1.000000	1.000000
GPIO188	188	GPIO188		1.000000	1.000000
GPIO189	189	GPIO189		1.000000	1.000000
GPIO190	190	GPIO190		1.000000	1.000000
GPIO191	191	GPIO191		1.000000	1.000000
GPIO192	192	GPIO192		1.000000	1.000000
GPIO193	193	GPIO193		1.000000	1.000000
GPIO194	194	GPIO194		1.000000	1.000000
GPIO195	195	GPIO195		1.000000	1.000000
GPIO196	196	GPIO196		1.000000	1.000000
GPIO197	197	GPIO197		1.000000	1.000000
GPIO198	198	GPIO198		1.000000	1.000000
GPIO199	199	GPIO199		1.000000	1.000000


FUNCTION	Pin No.	Signal Name	REFERENCE	REF POWER	Power
GPIO200	200	GPIO200		1.000000	1.000000
GPIO201	201	GPIO201		1.000000	1.000000
GPIO202	202	GPIO202		1.000000	1.000000
GPIO203	203	GPIO203		1.000000	1.000000
GPIO204	204	GPIO204		1.000000	1.000000
GPIO205	205	GPIO205		1.000000	1.000000
GPIO206	206	GPIO206		1.000000	1.000000
GPIO207	207	GPIO207		1.000000	1.000000
GPIO208	208	GPIO208		1.000000	1.000000
GPIO209	209	GPIO209		1.000000	1.000000
GPIO210	210	GPIO210		1.000000	1.000000
GPIO211	211	GPIO211		1.000000	1.000000
GPIO212	212	GPIO212		1.000000	1.000000
GPIO213	213	GPIO213		1.000000	1.000000
GPIO214	214	GPIO214		1.000000	1.000000
GPIO215	215	GPIO215		1.000000	1.000000
GPIO216	216	GPIO216		1.000000	1.000000
GPIO217	217	GPIO217		1.000000	1.000000
GPIO218	218	GPIO218		1.000000	1.000000
GPIO219	219	GPIO219		1.000000	1.000000
GPIO220	220	GPIO220		1.000000	1.000000
GPIO221	221	GPIO221		1.000000	1.000000
GPIO222	222	GPIO222		1.000000	1.000000
GPIO223	223	GPIO223		1.000000	1.000000
GPIO224	224	GPIO224		1.000000	1.000000
GPIO225	225	GPIO225		1.000000	1.000000
GPIO226	226	GPIO226		1.000000	1.000000
GPIO227	227	GPIO227		1.000000	1.000000
GPIO228	228	GPIO228		1.000000	1.000000
GPIO229	229	GPIO229		1.000000	1.000000
GPIO230	230	GPIO230		1.000000	1.000000
GPIO231	231	GPIO231		1.000000	1.000000
GPIO232	232	GPIO232		1.000000	1.000000
GPIO233	233	GPIO233		1.000000	1.000000
GPIO234	234	GPIO234		1.000000	1.000000
GPIO235	235	GPIO235		1.000000	1.000000
GPIO236	236	GPIO236		1.000000	1.000000
GPIO237	237	GPIO237		1.000000	1.000000
GPIO238	238	GPIO238		1.000000	1.000000
GPIO239	239	GPIO239		1.000000	1.000000
GPIO240	240	GPIO240		1.000000	1.000000
GPIO241	241	GPIO241		1.000000	1.000000
GPIO242	242	GPIO242		1.000000	1.000000
GPIO243	243	GPIO243		1.000000	1.000000
GPIO244	244	GPIO244		1.000000	1.000000
GPIO245	245	GPIO245		1.000000	1.000000
GPIO246	246	GPIO246		1.000000	1.000000
GPIO247	247	GPIO247		1.000000	1.000000
GPIO248	248	GPIO248		1.000000	1.000000
GPIO249	249	GPIO249		1.000000	1.000000
GPIO250	250	GPIO250		1.000000	1.000000
GPIO251	251	GPIO251		1.000000	1.000000
GPIO252	252	GPIO252		1.000000	1.000000
GPIO253	253	GPIO253		1.000000	1.000000
GPIO254	254	GPIO254		1.000000	1.000000
GPIO255	255	GPIO255		1.000000	1.000000
GPIO256	256	GPIO256		1.000000	1.000000
GPIO257	257	GPIO257		1.000000	1.000000
GPIO258	258	GPIO258		1.000000	1.000000
GPIO259	259	GPIO259		1.000000	1.000000
GPIO260	260	GPIO260		1.000000	1.000000
GPIO261	261	GPIO261		1.000000	1.000000
GPIO262	262	GPIO262		1.000000	1.000000
GPIO263	263	GPIO263		1.000000	1.000000
GPIO264	264	GPIO264		1.000000	1.000000
GPIO265	265	GPIO265		1.000000	1.000000
GPIO266	266	GPIO266		1.000000	1.000000
GPIO267	267	GPIO267		1.000000	1.000000
GPIO268	268	GPIO268		1.000000	1.000000
GPIO269	269	GPIO269		1.000000	1.000000
GPIO270	270	GPIO270		1.000000	1.000000
GPIO271	271	GPIO271		1.000000	1.000000
GPIO272	272	GPIO272		1.000000	1.000000
GPIO273	273	GPIO273		1.000000	1.000000
GPIO274	274	GPIO274		1.000000	1.000000
GPIO275	275	GPIO275		1.000000	1.000000
GPIO276	276	GPIO276		1.000000	1.000000
GPIO277	277	GPIO277		1.000000	1.000000
GPIO278	278	GPIO278		1.000000	1.000000
GPIO279	279	GPIO279		1.000000	1.000000
GPIO280	280	GPIO280		1.000000	1.000000
GPIO281	281	GPIO281		1.000000	1.000000
GPIO282	282	GPIO282		1.000000	1.000000
GPIO283	283	GPIO283		1.000000	1.000000
GPIO284	284	GPIO284		1.000000	1.000000
GPIO285	285	GPIO285		1.000000	1.000000
GPIO286	286	GPIO286		1.000000	1.000000
GPIO287	287	GPIO287		1.000000	1.000000
GPIO288	288	GPIO288		1.000000	1.000000
GPIO289	289	GPIO289		1.000000	1.000000
GPIO290	290	GPIO290		1.000000	1.000000
GPIO291	291	GPIO291		1.000000	1.000000
GPIO292	292	GPIO292		1.000000	1.000000
GPIO293	293	GPIO293		1.000000	1.000000
GPIO294	294	GPIO294		1.000000	1.000000
GPIO295	295	GPIO295		1.000000	1.000000
GPIO296	296	GPIO296		1.000000	1.000000
GPIO297	297	GPIO297		1.000000	1.000000
GPIO298	298	GPIO298		1.000000	1.000000
GPIO299	299	GPIO299		1.000000	1.000000
GPIO300	300	GPIO300		1.000000	1.000000
GPIO301	301	GPIO301		1.000000	1.000000
GPIO302	302	GPIO302		1.000000	1.000000
GPIO303	303	GPIO303		1.000000	1.000000
GPIO304	304	GPIO304		1.000000	1.000000
GPIO305	305	GPIO305		1.000000	1.000000
GPIO306	306	GPIO306		1.000000	1.000000
GPIO307	307	GPIO307		1.000000	1.000000
GPIO308	308	GPIO308		1.000000	1.000000
GPIO309	309	GPIO309		1.000000	1.000000
GPIO310	310	GPIO310		1.000000	1.000000
GPIO311	311	GPIO311		1.000000	1.000000
GPIO312	312	GPIO312		1.000000	1.000000
GPIO313	313	GPIO313		1.000000	1.000000
GPIO314	314	GPIO314		1.000000	1.000000
GPIO315	315	GPIO315		1.000000	1.000000
GPIO316	316	GPIO316		1.000000	1.000000
GPIO317	317	GPIO317		1.000000	1.000000
GPIO318	318	GPIO318		1.000000	1.000000
GPIO319	319	GPIO319		1.000000	1.000000
GPIO320	320	GPIO320		1.000000	1.000000
GPIO321	321	GPIO321		1.000000	1.000000
GPIO322	322	GPIO322		1.000000	1.000000
GPIO323	323	GPIO323		1.000000	1.000000
GPIO324	324	GPIO324		1.000000	1.000000
GPIO325	325	GPIO325		1.000000	1.000000
GPIO326	326	GPIO326		1.000000	1.000000
GPIO327	327	GPIO327		1.000000	1.000000
GPIO328	328	GPIO328		1.000000	1.000000
GPIO329	329	GPIO329		1.000000	1.000000
GPIO330	330	GPIO330		1.000000	1.000000
GPIO331	331	GPIO331		1.000000	1.000000
GPIO332	332	GPIO332		1.000000	1.000000
GPIO333	333	GPIO333		1.000000	1.000000
GPIO334	334	GPIO334		1.000000	1.000000
GPIO335	335	GPIO335		1.000000	1.000000
GPIO336	336	GPIO336		1.000000	1.000000
GPIO337	337	GPIO337		1.000000	1.000000
GPIO338	338	GPIO338		1.000000	1.000000
GPIO339	339	GPIO339		1.000000	1.000000
GPIO340	340	GPIO340		1.000000	1.000000
GPIO341	341	GPIO341		1.000000	1.000000
GPIO342	342	GPIO342		1.000000	1.000000
GPIO343	343	GPIO343		1.000000	1.000000
GPIO344	344	GPIO344		1.000000	1.000000
GPIO345	345	GPIO345		1.000000	1.000000
GPIO346	346	GPIO346		1.000000	1.000000
GPIO347	347	GPIO347		1.000000	1.000000
GPIO348	348	GPIO348		1.000000	1.000000
GPIO349	349	GPIO349		1.000000	1.000000
GPIO350	350	GPIO350		1.000000	1.000000
GPIO351	351	GPIO351		1.000000	1.000000
GPIO352	352	GPIO352		1.000000	1.000000
GPIO353	353	GPIO353		1.000000	1.000000
GPIO354	354	GPIO354		1.000000	1.000000
GPIO355	355	GPIO355		1.000000	1.000000
GPIO356	356	GPIO356		1.000000	1.000000
GPIO357	357	GPIO357		1.000000	1.000000
GPIO358	358	GPIO358		1.000000	1.000000
GPIO359	359	GPIO359		1.000000	1.000000
GPIO360	360	GPIO360		1.000000	1.000000
GPIO361	361	GPIO361		1.000000	1.000000
GPIO362	362	GPIO362		1.000000	1.000000
GPIO363	363	GPIO363		1.000000	1.000000
GPIO364	364	GPIO364		1.000000	1.000000
GPIO365	365	GPIO365		1.000000	1.000000
GPIO366	366	GPIO366		1.000000	1.000000
GPIO367	367	GPIO367		1.000000	1.000000
GPIO368	368	GPIO368		1.000000	1.000000
GPIO369	369	GPIO369		1.000000	1.000000
GPIO370	370	GPIO370		1.000000	1.000000
GPIO371	371	GPIO371		1.000000	1.000000
GPIO372	372	GPIO372		1.000000	1.000000
GPIO373	373	GPIO373		1.000000	1.000000
GPIO374	374	GPIO374		1.000000	1.000000
GPIO375	375	GPIO375		1.000000	1.000000
GPIO376	376	GPIO376		1.000000	1.000000
GPIO377	377	GPIO377		1.000000	1.000000
GPIO378	378	GPIO378		1.000000	1.000000
GPIO379	379	GPIO379		1.000000	1.000000
GPIO380	380	GPIO380		1.000000	1.000000
GPIO381	381	GPIO381		1.000000	1.000000
GPIO382	382	GPIO382		1.000000	1.000000
GPIO383	383	GPIO383		1.000000	1.000000
GPIO384	384	GPIO384		1.000000	1.000000
GPIO385	385	GPIO385		1.000000	1.000000
GPIO386	386	GPIO386		1.000000	1.000000
GPIO387	387	GPIO387		1.000000	1.000000
GPIO388	388	GPIO388		1.000000	1.000000
GPIO389	389	GPIO389		1.000000	1.000000
GPIO390	390	GPIO390		1.000000	1.000000
GPIO391	391	GPIO391		1.000000	1.000000
GPIO392	392	GPIO392		1.000000	1.000000
GPIO393	393	GPIO393		1.000000	1.000000
GPIO394	394	GPIO394		1.000000	1.000000
GPIO395	395	GPIO395		1.000000	1.000000
GPIO396	396	GPIO396		1.000000	1.000000
GPIO397	397	GPIO397		1.000000	1.000000
GPIO398	398	GPIO398		1.000000	1.000000
GPIO399	399	GPIO399		1.000000	1.000000
GPIO400	400	GPIO400		1.000000	1.000000
GPIO401	401	GPIO401		1.000000	1.000000
GPIO402	402	GPIO402		1.000000	1.000000
GPIO403	403	GPIO403		1.000000	1.000000
GPIO404	404	GPIO404		1.000000	1.000000
GPIO405	405	GPIO405		1.000	

+VCCORE near CPU**+VCCORE DECAPS Place Back Side (TOP)**

22uF x 12




1uF x 24-->4.7uF for CML
0201-->11202-0146F000
0402-->110232247525360



Domain	Board Edge cap	Backside cap	Notes
Vcc	5x 47uF 0805	12x 22uF 0603	
		21x 10uF 0402	
		24x 1uF 0201	
		24x 0201 (placeholder)	
VccGT	3x 47uF 0805		Place as close to the BGA as possible
	7x 22uF 0603		
		10x 10uF 0402	
		12x 1uF 0201	

+VCCGT cap near CPU

22uF x14





Project Name

G711GW

Rev

R1.0

Title : **TBT_Alpine-Ridge**

Size


C

Dept.: **ASUSTeK COMPUTER**

Engineer: **Gaming RD**

Date: **Wednesday, January 15, 2020**

Sheet **11** of **103**



<Variant Name>





		Title : DDR4_TERMINATION	
ASUSTeK COMPUTER		Engineer: Gaming RD	
Size Custom	Project Name G711GW		Rev 1.0
Date: Wednesday, January 15, 2020		Sheet 13 of 103	

Figure 421. Connector Less Routing Topology

Dept.: **ASLETS**[illegible]



Main Source	1st PWR	2nd PWR	3rd PWR
AC_BAT_SYS	+1.05VDD5	+VCCST	
	+1.2V	+VCCSTG	
		+VCE	
	+VCCSA	+VCCPLL_OC	
	+VCCIO	+VCCDS	



Configuration	Estimated SoC Power Delta from Config #1 to #3
Config #1 (Premium)	CFL H
VccST off in S3	+25-30mW
VccPLL_OC off in S0/C10	+3-10mW
VccPLD_OC off in S0K	+3-10mW

Other than what is documented in the table above, there is no expected SoC power delta in Sx states between Volume and Premium configurations. Independently, implementing Deep Sx (also known as DSW) may lower platform power over traditional Sx.

CPU_C10_GATE# is a signal from the Coffee Lake SoC that can be used for getting off VccSTG, VccPLL_OC and VccIO (CFL-H) in the S0/C10 system state in order to save power.

+VCCST/+VCCPLL DECAPS Place Back Side (TOP)




CFL S0/S3 PING Update for VCCPLL Power Rail Design Guidelines
Due to Chapter P1, back capacitors observed on systems with high voltage level on VCCPLL_CFL_H (S0/S3/C10_GATE# is 0.000V/0.000V) relative power conditions have been updated with new recommendations for VCCPLL power rail.


Recommendation: **Capacitors with 10uF x 11 and 10uF x 11 are recommended for further power density. This should be 10uF x 11 and 10uF x 11.**

The new recommendations of updated system that follows the new power design guidance and keep the voltage level on VCCPLL.

+VDDQ DECAPS Place Back Side (TOP)




+VCCIO DECAPS Place Back Side (TOP)




+VCCPLL_OC DECAPS Place Back Side (TOP)




+VCCSA DECAPS Place Back Side (TOP)






<Variant Name>


		Title : DDR4_ON-BOARD_A2	
ASUSTeK COMPUTER		Engineer: Gaming RD	
Size	Project Name		Rev
C	G711GW		1.0
Date: Wednesday, January 15, 2020		Sheet 15 of 103	


<Variant Name>

		Title : NB_****	
ASUSTeK COMPUTER		Engineer: Gaming RD	
Size A	Project Name G711GW		Rev 1.0
Date: Wednesday, January 15, 2020		Sheet 17 of 103	



HPD0 to DP
HPD1 to HDMI
HPD2 to TBT
HPD3 to VGA
HPD4 to EDP Panel

DDP Strap Setting Update:
0 = Port is not detected (Default)
1 = Port is detected






		Project Name	Rev
		G711GW	1.0
Title : PCH-XDP			
Size			
A	Dept.: ASUSTeK COMPUTER	Engineer: Gaming RD	
Date: Wednesday, January 15, 2020	Sheet	29	of 103

The distance from U3301.24 to L3301 within 200 mil.
The distance from L3301 to C3347 within 200 mil.




Realtek suggests 3V_LAN raise time >1ms








EVENT# ON ECC DIMM: KEEP A PULL UP IF NO PIN IN PCB



Main Board




DS94F03443 ES0 Diode
1st Source: PIN:87524-00260200 AMAZING(AZC89-64SP.RTG
2nd Source: PIN:87524-0010000 NXP(PUSB2X4D






LAN Connector









Place near chassis GND






MAIN SWITCH	1st SW	2nd SW	3rd SW	4th
MAIN_SW1	MAIN_SW2	MAIN_SW3	MAIN_SW4	MAIN_SW5
MAIN_SW6	MAIN_SW7	MAIN_SW8	MAIN_SW9	MAIN_SW10
MAIN_SW11	MAIN_SW12	MAIN_SW13	MAIN_SW14	MAIN_SW15
MAIN_SW16	MAIN_SW17	MAIN_SW18	MAIN_SW19	MAIN_SW20
MAIN_SW21	MAIN_SW22	MAIN_SW23	MAIN_SW24	MAIN_SW25
MAIN_SW26	MAIN_SW27	MAIN_SW28	MAIN_SW29	MAIN_SW30
MAIN_SW31	MAIN_SW32	MAIN_SW33	MAIN_SW34	MAIN_SW35
MAIN_SW36	MAIN_SW37	MAIN_SW38	MAIN_SW39	MAIN_SW40
MAIN_SW41	MAIN_SW42	MAIN_SW43	MAIN_SW44	MAIN_SW45
MAIN_SW46	MAIN_SW47	MAIN_SW48	MAIN_SW49	MAIN_SW50
MAIN_SW51	MAIN_SW52	MAIN_SW53	MAIN_SW54	MAIN_SW55
MAIN_SW56	MAIN_SW57	MAIN_SW58	MAIN_SW59	MAIN_SW60
MAIN_SW61	MAIN_SW62	MAIN_SW63	MAIN_SW64	MAIN_SW65
MAIN_SW66	MAIN_SW67	MAIN_SW68	MAIN_SW69	MAIN_SW70
MAIN_SW71	MAIN_SW72	MAIN_SW73	MAIN_SW74	MAIN_SW75
MAIN_SW76	MAIN_SW77	MAIN_SW78	MAIN_SW79	MAIN_SW80
MAIN_SW81	MAIN_SW82	MAIN_SW83	MAIN_SW84	MAIN_SW85
MAIN_SW86	MAIN_SW87	MAIN_SW88	MAIN_SW89	MAIN_SW90
MAIN_SW91	MAIN_SW92	MAIN_SW93	MAIN_SW94	MAIN_SW95
MAIN_SW96	MAIN_SW97	MAIN_SW98	MAIN_SW99	MAIN_SW100



Main Board



CNL IM370

The diagram illustrates two DNA sequences, 'For_transcript' and 'For_ref', aligned horizontally. The 'For_transcript' sequence has a blue wavy line indicating a mutation between positions 6 and 7. The 'For_ref' sequence has a green wavy line indicating a mutation between positions 1 and 2. A red arrow points to the right at the end of the 'For_ref' sequence.

CSL 30370

(R)	CLK_CLK_PCH	0
(R)	CLK_DATA_PCH	0
(R)	CLK_RST_PCH	0


CLKOUT_PCH_0000 0: CLKOUT_PCH_0000 (R)

[illegible][illegible]



Configured to PCIe Ports 9/10 or 13/14

Intel® P5T for PCIe Storage (not configurable as M.2 x2/ed)







Figure 4-23. CFL H DDR4 x16 Memory Down V_{REF-CA} Overview

Vref for CHA_DIMM0

Figure 4-22. CFL-H DDR4 SO-DIMM V_{REF-CA} Overview

Vref for CHB_DIMM0





X-tal Frequency Select








Table 8-1. Power Descriptions for PCH in CNL-H


Name	Description
VCCPWLDO_LPB	1.0V Primary WBL. On the motherboard, this power pin must be connected to VCCPWLDO_LPB rail in Internal 1.5 V VREF Mode and left as no-connect in External 1.5 V VREF Mode.
VCCPGPA	1.0V or 3.3V for GPP_A group.
VCCPGPB	1.0V or 3.3V for GPP_B and GPP_C groups.
VCCPGPD	1.0V or 3.3V for GPP_D group.
VCCPGPE	1.0V or 3.3V for GPP_E and GPP_F groups.
VCCPGPLPB3	1.0V for GPP_L group.
VCCPGPHK	1.0V or 3.3V for GPP_H and GPP_K groups.
VCCPMVY_SENSE	1.05V Sense Line.
VCCPMVY_SENSE	0V (Ground) Sense Line.
VSS	Ground.

Purple reference CNL
Blue reference M2

Pinout (Package Pin 0274145) (202 model)
 (Using 006 substation design)







3rd NGFF PCIE




J4101_NGFF M-KEY PCIE4 Connector H=5.0mm
1st Source: P/N:12603-00162500 ARGOSY/NASMO-S6701-TS50

~Core Design



[illegible][illegible]

System Management Interface





SMBus Interface



EC (SMB0)

P90 PUS003


for smart amp



LPC Debug Port




N-KEY Debug Connector




<Variant Name>

ASUS		Title : DEBUG_LPC	
ASUSTek COMPUTER		Engineer: Gaming RD	
Size	Project Name		Rev
A	G711GW		1.0
Date: Wednesday, January 15, 2020		Sheet	44 of 103

Touch Pad Connector



RED, 4zone, 1zone, PerKey Co-layout



1 zone	2 zone RGB	4 zone	5 zone	6 zone	7 zone
None	None	None	None	None	None
1,8,14,15,5V	1,8,14,15,5V	1,8,14,15,5V	1,8,14,15,5V	1,8,14,15,5V	1,8,14,15,5V
2,6,12,13,5V	2,6,12,13,5V	2,6,12,13,5V	2,6,12,13,5V	2,6,12,13,5V	2,6,12,13,5V
3,9,14,15,5V	3,9,14,15,5V	3,9,14,15,5V	3,9,14,15,5V	3,9,14,15,5V	3,9,14,15,5V
4,Cable14,15,5V	4,Cable14,15,5V	4,Cable14,15,5V	4,Cable14,15,5V	4,Cable14,15,5V	4,Cable14,15,5V
5,Cable14,15,5V	5,Cable14,15,5V	5,Cable14,15,5V	5,Cable14,15,5V	5,Cable14,15,5V	5,Cable14,15,5V
6,Cable14,15,5V	6,Cable14,15,5V	6,Cable14,15,5V	6,Cable14,15,5V	6,Cable14,15,5V	6,Cable14,15,5V
7,9C	7,9C	7,Cable14,15,5V	7,Cable14,15,5V	7,Cable14,15,5V	7,Cable14,15,5V
8,9C	8,9C	8,Cable14,15,5V	8,Cable14,15,5V	8,Cable14,15,5V	8,Cable14,15,5V
		9,Cable14,15,5V	9,Cable14,15,5V	9,Cable14,15,5V	9,Cable14,15,5V
		10,Cable14,15,5V	10,Cable14,15,5V	10,Cable14,15,5V	10,Cable14,15,5V
		11,Cable14,15,5V	11,Cable14,15,5V	11,Cable14,15,5V	11,Cable14,15,5V
		12,Cable14,15,5V	12,Cable14,15,5V	12,Cable14,15,5V	12,Cable14,15,5V
		13,Cable14,15,5V	13,Cable14,15,5V	13,Cable14,15,5V	13,Cable14,15,5V
		14,Cable14,15,5V	14,Cable14,15,5V	14,Cable14,15,5V	14,Cable14,15,5V
		15,Cable14,15,5V	15,Cable14,15,5V	15,Cable14,15,5V	15,Cable14,15,5V
		16,9C	16,9C	16,9C	16,9C
				17,Cable14,15,5V	17,Cable14,15,5V
				18,9C	18,9C
				19,9C	19,9C
				20,9C	20,9C

6.6.2 Power button behavior

UX362FA R1.3 board will verify this circuit 7/E

Module AUX




U4901 RTC7610			
ANT	Port	VC1 GP9_B0	VC2 GP9_A14
50 Ω	RF1	1	0
ANT_1	RF2	X	1
ANT_2	RF3	0	0

X:	don't care
0:	-0.2v~0.3v
1:	1.6v~3.6v




U4902 RTC7610			
ANT	Port	Vol1 GPP_A2	Vol2 GPP_A3
50 Ω	RF1	1	0
ANT_3	RF2	X	1
ANT_4	RF3	0	0


X:	don't care
0:	-0.2v~0.3v
1:	1.6v~3.6v




KB RGB co-layout




NFC RGB LED














Page 888



Eagle Eye LHC





DVDD must lead AVDD2. Figure 4 illustrates the recommended power sequence.





Figure 4. Power sequence.

PIN #	Description
1	5V
2	5V
3	5V
4	GND
5	RX+
6	RX-
7	GND
8	TX-
9	TX+
10	GND

<Variant Name>

		Title :	XDD_HDD & ODD CON
ASUSTeK COMPUTER		Engineer:	Gaming RD
Size A	Project Name G711GW		Rev R1.0
Date: Wednesday, January 15, 2020	Sheet	51	of 103

<Variant Name>



Title : IO Con. to MB

ASUSTeK COMPUTER

Engineer: Gaming RD

Size

Project Name

Rev


Custom

G711GW


1.0

Date: Wednesday, January 15, 2020

Sheet 55 of 103






MUTE CONTROL new solution for 1.8V HDA BUG 0318






2015.12.16 EMI Reserve

Raid 0 9~12/21~24
J4001/J4101
1nd NGFF PCIE x4




2nd NGFF PCIE x4




J4002_NGFF M-KEY PCIe4 Connector H=5.0mm
1st Source: PIN:12063-00162500 ARCO/SY/INASM0-86701-TS0

Option	NOFF2_CONFIG	SSD_DET4
PCIe SSD	1	0
SATA SSD	0	1

<Variant Name>

		Title :	
ASUSTeK COMPUTER		Engineer:	Gaming RD
Size	Project Name		Rev
D	G711GW		1.0
Date: Wednesday, January 15, 2020		Sheet 66 of 103	

<Variant Name>







		Title : I/O board FUNC key	
ASUSTeK COMPUTER		Engineer:	Gaming RD
Size E	Project Name G711GW		Rev 1.0
Date: Wednesday, January 15, 2020		Sheet 67 of 103	


	Project Name G711GW	Rev R1.0
---	-------------------------------	--------------------


Title : Thunderbolt

Size Custom	Dept.: ASUSTeK COMPUTER	Engineer: Gaming RD
-----------------------	---------------------------------------	-----------------------------------

Date: Wednesday, January 15, 2020	Sheet 68 of 103
--	-------------------------------











NOTE 8. PIN ASSIGNMENT (FRONT VIEW)

Pin No.	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
	GND	TX1+	TX1-	V _{DD1}	CC1	D+	D-	SBU1	V _{DD2}	RX2+	RX2-	GND
Pin No.	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1
	GND	RX1+	RX1-	V _{DD2}	SBU2	D+	D-	CC2	V _{DD1}	TX2+	TX2-	GND

NOTE 9. LASER WELD POINTS MAY BE DISCOLORED.



TYPE-C Connector



USB ESD-Protection






Table 2. GPIO Configuration Control

CTL1 PIN	CTL0 PIN	FLIP PIN	USB3100A-DCI CONFIGURATION	VESA DisplayPort ALT MODE DPP_0 CONFIGURATION
L	L	L	Power Down	---
L	L	H	Power Down	---
L	H	L	One Port USB 3.1 - No Flip	---
L	H	H	One Port USB 3.1 - With Flip	---
H	L	L	4 Lane DP - No Flip	C and E
H	L	H	4 Lane DP - With Flip	C and E
H	H	L	One Port USB 3.1 + 2 Lane DP- No Flip	D and F
H	H	H	One Port USB 3.1 + 2 Lane DP- With Flip	D and F






+ 1749




CPU Thermal Sensor




Near CPU

SMBUS addr=10010000 (90)


DC FAN Control 1



DC FAN Control 2



VRAM



Near VRAM


SMBUS addr=10010001 (91)

GPU



Near GPU


SMBUS addr=10010010 (92)




USB3.0 ESD-Protection




USB2.0 ESD-Protection





USB3.0 EMI-Protection




USB3.0_PORT3




USB3.0 ESD-Protection






WLAN CLKREQ#




WLAN & BT ON



ASUS ROG

		Title : U583_XXXX	
ASUS ROG COMPUTER		Engineer: Gaming RD	
Model	Project Name		Rev
Custom	G711GW		1.0
Date	Wednesday, January 18, 2024		Drawn By: RD


DS LED




Charger LED




HDD LED



STWLAN LED




SALL 58000R




CAP LED



Power KEY LED





LED Board






POWER button



One-wire Connect to LED








EMI



EMI




EMI



Sheet Name:

DC Jack使用請詢用River_Hsu


New 6 Phi 4 Pin DC_Jack






12033-00020300





J6001	3.4CR	1.55CR
	12033-00020200	12033-00020300


Battery Connector




Note: Battery Connector 正確性與BAT1_IN_OC#是否預留!









NFC Matching




PR CHANGE
WPC5318 / WPC5320 470pF
WPC5322 / WPC5317 120pF
WPC5323 / WPC5316 33pF
WPC5330 / WPC5329 62pF
WPC5327 0.01uF
WPC5308 / WPC5309 470 Ohm


©2024 ASUS




PTH 8 /3.7mm




PTH 8 /3 mm




PTH 7 / 2.5mm




PTH 8 / 4.2 mm




PTH 8 /3mm+ NPTH 3mm




PTH 8/3mm (Ext.)



PTH 6.5 /5 /3.7 mm




NPTH 1.5/ 4mm




NPTH 6/ 2.5 mm




NPTH 3.7 mm



<Variant Name>



		Title : OTH_EMI	
ASUSTeK COMPUTER		Engineer: Gaming RD	
Size C	Project Name G711GW		Rev 1.0
Date: Wednesday, January 15, 2020		Sheet 69 of 103	

PCI EXPRESS_Graphics REVERSED Type PCIe X16



POWER GOOD LOGIC

GPU POWER SEQUENCE CONTROL



Options


Option	Value
GPU_POWER_GOOD	10k
GPU_POWER_GOOD	100nF

Option	Value
GPU_POWER_GOOD	10k
GPU_POWER_GOOD	100nF




Flux 500

Flux 500






Flux 500

```
40 CHM NET
FDB Partition 31..0
MF=1 Mirror
```




```
40 Cmm_NET
FDB Partition 64..32
MF=0 Normal
```







MEMORY: GPU FB Partition A




MEMORY: GPU FB Partition D




MEMORY: GPU FB Partition B




MEMORY: GPU FB Partition C



MP=0:0
40 Cms NET
FSA Partition 31..0
MP=1 Mirror



MP=0:0
40 Cms NET
FSA Partition 64..32
MP=1 Mirror



+1.8VSUS [For PCH]


AC_BAT_SYS

PJP8401
1MM_SHORT_PIN


1 2



+5VSUS



+5VSUS



[30.57,83.88]

VSUS_ON

P8401
RB520CM-3072R

1 2

PR8407
00hm
N/A

1 2

PC8409
0.1UF/25V

1 2

P_1PBVSUS_EN_10

1 2

PC8409
0.1UF/25V

1 2

P_1PBVSUS_EN_10

1 2

PT840* 請放置 PU8401旁;並請放置Trace 上!

P_1PBVSUS_LX_30

PT8401

1 2

TPC207

GND

1 2 3

4 5 6

7 8 9

10 11 12

13 14 15

16 17 18

19 20 21

22 23 24

25 26 27

28 29 30

31 32 33

34 35 36

37 38 39

40 41 42

43 44 45

46 47 48

49 50 51

52 53 54

55 56 57

58 59 60

61 62 63

64 65 66

67 68 69

70 71 72

73 74 75

76 77 78

79 80 81

82 83 84

85 86 87

88 89 90

91 92 93

94 95 96

97 98 99

100 101 102

103 104 105

106 107 108

109 110 111

112 113 114

115 116 117

118 119 120

121 122 123

124 125 126

127 128 129

130 131 132

133 134 135

136 137 138

139 140 141

I_{max} = 4A

OCP=8A

+1.8VSUS

PL8401

1UH

N/A

I_{sat}=11A

1 2

5x5x3mm

PS8402

SHORT_FMO

1 2

PC8404

22UF/6.3V

N/A

1 2

PC8410

22UF/6.3V

N/A

1 2

PC8402

22UF/6.3V

N/A

1 2

PC8402

22UF/6.3V

N/A

1 2

PC8402

22UF/6.3V

N/A

1 2

PC8402

22UF/6.3V

N/A

1 2

PC8402

22UF/6.3V

N/A

1 2

PC8402

22UF/6.3V

N/A

1 2

PC8402

22UF/6.3V

N/A

1 2

+1.8VSUS

PC8411

22UF/6.3V

N/A

1 2

PC8411

22UF/6.3V

N/A

1 2

PC8411

22UF/6.3V

N/A

1 2

PC8411

22UF/6.3V

N/A

1 2

PC8411

22UF/6.3V

N/A

1 2

PC8411

22UF/6.3V

N/A

1 2

PC8411

22UF/6.3V

N/A

1 2

PC8411

22UF/6.3V

N/A

1 2

PC8411

<Variant Name>



ASUS		Project Name	Rev
Project Name			R1.0
Title : PW_+1.8VSUS			
Size	Dept.:	Engineer:	Power RD
A4	Wednesday, January 15, 2020	Sheet	64 of 103



	Project Name GM531GX	Rev R1.0
---	--------------------------------	--------------------

Title : Thunderbolt

Size Custom	Dept.: ASUS Power Team	Engineer: Joe
-----------------------	--------------------------------------	-----------------------------


Date: Wednesday, January 15, 2020	Sheet 85 of 103
--	-------------------------------






+VCCIO [For CPU]

AC_BAT_SYS




+1.05VSUS [For PCH]


AC_BAT_SYS











PT840* 請放置 PU8401旁;並請放置Trace 上!




		Project Name		Rev	
Coffe Lake-H				R1.0	
Title : PW_+1.0VSUS					
Size A4		Dept.: NB Power team		Engineer: Power RD	
Date: Wednesday, January 15, 2020		Sheet		83 of 103	

		Project Name GX531GM	Rev R1.0
Title : PW_PEX_VDD/+1.8V_GPU			
Size Custom	Dept.: NB Power Team Engineer: Joe		
Date: Wednesday, January 15, 2020		Sheet 93	of 117





STRAP P&H



group, but it is somewhat smaller.

Variable	Mean	Standard deviation	Minimum	Maximum
Age	30.5	4.5	25	35
Gender	0.5	0.5	0	1
Education	12.5	1.5	10	14
Income	1.5	0.5	1	2
Health	1.5	0.5	1	2
Life satisfaction	1.5	0.5	1	2
Life expectancy	1.5	0.5	1	2
Life expectancy squared	1.5	0.5	1	2
Life expectancy cubed	1.5	0.5	1	2
Life expectancy to the fourth power	1.5	0.5	1	2
Life expectancy to the fifth power	1.5	0.5	1	2
Life expectancy to the sixth power	1.5	0.5	1	2
Life expectancy to the seventh power	1.5	0.5	1	2
Life expectancy to the eighth power	1.5	0.5	1	2
Life expectancy to the ninth power	1.5	0.5	1	2
Life expectancy to the tenth power	1.5	0.5	1	2
Life expectancy to the eleventh power	1.5	0.5	1	2
Life expectancy to the twelfth power	1.5	0.5	1	2
Life expectancy to the thirteenth power	1.5	0.5	1	2
Life expectancy to the fourteenth power	1.5	0.5	1	2
Life expectancy to the fifteenth power	1.5	0.5	1	2
Life expectancy to the sixteenth power	1.5	0.5	1	2
Life expectancy to the seventeenth power	1.5	0.5	1	2
Life expectancy to the eighteenth power	1.5	0.5	1	2
Life expectancy to the nineteenth power	1.5	0.5	1	2
Life expectancy to the twentieth power	1.5	0.5	1	2
Life expectancy to the twenty-first power	1.5	0.5	1	2
Life expectancy to the twenty-second power	1.5	0.5	1	2
Life expectancy to the twenty-third power	1.5	0.5	1	2
Life expectancy to the twenty-fourth power	1.5	0.5	1	2
Life expectancy to the twenty-fifth power	1.5	0.5	1	2
Life expectancy to the twenty-sixth power	1.5	0.5	1	2
Life expectancy to the twenty-seventh power	1.5	0.5	1	2
Life expectancy to the twenty-eighth power	1.5	0.5	1	2
Life expectancy to the twenty-ninth power	1.5	0.5	1	2
Life expectancy to the thirtieth power	1.5	0.5	1	2
Life expectancy to the thirty-first power	1.5	0.5	1	2
Life expectancy to the thirty-second power	1.5	0.5	1	2
Life expectancy to the thirty-third power	1.5	0.5	1	2
Life expectancy to the thirty-fourth power	1.5	0.5	1	2
Life expectancy to the thirty-fifth power	1.5	0.5	1	2
Life expectancy to the thirty-sixth power	1.5	0.5	1	2
Life expectancy to the thirty-seventh power	1.5	0.5	1	2
Life expectancy to the thirty-eighth power	1.5	0.5	1	2
Life expectancy to the thirty-ninth power	1.5	0.5	1	2
Life expectancy to the fortieth power	1.5	0.5	1	2
Life expectancy to the forty-first power	1.5	0.5	1	2
Life expectancy to the forty-second power	1.5	0.5	1	2
Life expectancy to the forty-third power	1.5	0.5	1	2
Life expectancy to the forty-fourth power	1.5	0.5	1	2
Life expectancy to the forty-fifth power	1.5	0.5	1	2
Life expectancy to the forty-sixth power	1.5	0.5	1	2
Life expectancy to the forty-seventh power	1.5	0.5	1	2
Life expectancy to the forty-eighth power	1.5	0.5	1	2
Life expectancy to the forty-ninth power	1.5	0.5	1	2
Life expectancy to the fiftieth power	1.5	0.5	1	2
Life expectancy to the fifty-first power	1.5	0.5	1	2
Life expectancy to the fifty-second power	1.5	0.5	1	2
Life expectancy to the fifty-third power	1.5	0.5	1	2
Life expectancy to the fifty-fourth power	1.5	0.5	1	2
Life expectancy to the fifty-fifth power	1.5	0.5	1	2
Life expectancy to the fifty-sixth power	1.5	0.5	1	2
Life expectancy to the fifty-seventh power	1.5	0.5	1	2
Life expectancy to the fifty-eighth power	1.5	0.5	1	2
Life expectancy to the fifty-ninth power	1.5	0.5	1	2
Life expectancy to the sixtieth power	1.5	0.5	1	2
Life expectancy to the sixty-first power	1.5	0.5	1	2
Life expectancy to the sixty-second power	1.5	0.5	1	2
Life expectancy to the sixty-third power	1.5	0.5	1	2
Life expectancy to the sixty-fourth power	1.5	0.5	1	2
Life expectancy to the sixty-fifth power	1.5	0.5	1	2
Life expectancy to the sixty-sixth power	1.5	0.5	1	2
Life expectancy to the sixty-seventh power	1.5	0.5	1	2
Life expectancy to the sixty-eighth power	1.5	0.5	1	2
Life expectancy to the sixty-ninth power	1.5	0.5	1	2
Life expectancy to the seventieth power	1.5	0.5	1	2
Life expectancy to the seventy-first power	1.5	0.5	1	2
Life expectancy to the seventy-second power	1.5	0.5	1	2
Life expectancy to the seventy-third power	1.5	0.5	1	2
Life expectancy to the seventy-fourth power	1.5	0.5	1	2
Life expectancy to the seventy-fifth power	1.5	0.5	1	2
Life expectancy to the seventy-sixth power	1.5	0.5	1	2
Life expectancy to the seventy-seventh power	1.5	0.5	1	2
Life expectancy to the seventy-eighth power	1.5	0.5	1	2
Life expectancy to the seventy-ninth power	1.5	0.5	1	2
Life expectancy to the eightieth power	1.5	0.5	1	2
Life expectancy to the eighty-first power	1.5	0.5	1	2
Life expectancy to the eighty-second power	1.5	0.5	1	2
Life expectancy to the eighty-third power	1.5	0.5	1	2
Life expectancy to the eighty-fourth power	1.5	0.5	1	2
Life expectancy to the eighty-fifth power	1.5	0.5	1	2
Life expectancy to the eighty-sixth power	1.5	0.5	1	2
Life expectancy to the eighty-seventh power	1.5	0.5	1	2
Life expectancy to the eighty-eighth power	1.5	0.5	1	2
Life expectancy to the eighty-ninth power	1.5	0.5	1	2
Life expectancy to the ninetieth power	1.5	0.5	1	2
Life expectancy to the ninety-first power	1.5	0.5	1	2
Life expectancy to the ninety-second power	1.5	0.5	1	2
Life expectancy to the ninety-third power	1.5	0.5	1	2
Life expectancy to the ninety-fourth power	1.5	0.5	1	2
Life expectancy to the ninety-fifth power	1.5	0.5	1	2
Life expectancy to the ninety-sixth power	1.5	0.5	1	2
Life expectancy to the ninety-seventh power	1.5	0.5	1	2
Life expectancy to the ninety-eighth power	1.5	0.5	1	2
Life expectancy to the ninety-ninth power	1.5	0.5	1	2
Life expectancy to the one hundredth power	1.5	0.5	1	2

[illegible][illegible]

Market Configuration		
Order limits	Putting up a bid Maximum number of distinct change orders per day	Maximum long position (MM)
1 day order limit	Unlimited	No limit
1 day order limit	Unlimited	Unlimited
1 day order limit	No limit	Unlimited



Notes: Order limits are effective for 10:00 a.m. to 4:00 p.m. Eastern Standard Time (EST). Distinct change orders are defined as orders with different order IDs.

Accepted Configuration Snaps


Initial State				PL_00007 Function
INITIAL_STATE	INITIAL_STATE	INITIAL_STATE	INITIAL_STATE	
L	L	L	L	PL_00007 Function INITIAL
L	L	L	R	PL_00007 Function INITIAL
All other configurations				undefined, do not configure



EPG Invest





VGA EXT. Thermal Sensor




******* 5-DIGIT 17 0000 0000 *******

matplotlib not support text panel. (Youna Inoh)

		Project Name GX531GM	Rev R1.0
Title : PW_PEX_VDD/+1.8V_GPU			
Size Custom	Dept.: NB Power Team Engineer: Joe		
Date: Wednesday, January 15, 2020		Sheet 95	of 117



5VSYS




SA




VCORE

Charger




GT

NVVD (X70)




1.05

FBVDDQ



1.2

VCCIO



*共12顆
*請將對應電容放置對應PWR VRM輸入端


©2016 ASUS





ASUS
Title : PWR_Input CAP GM531GX

Rev	1.0
Dept	Power Team
Engineer	Jiao
Check	Power Team
Date	2016.12.20
Drawn	Jiao
By	Jiao
Check	Jiao
Date	2016.12.20

C:CPU (+RTCBATZ)+3VA_RTC
 P:PCR (AC_BAT_SYS)+3VA/+5VA
 S:PLT (+3VA_RTC)RTCBST#(PCR)
 Power (Power)AC_IN_OC#(EC)
 Signal (EC)PS_ON(+3VA_EC)
 (PS_ON)+3VA_EC(EC)
 (3VADSW_ON)+3VA_DSW(3VA_DSW_PWRGD)
 (EC)DPWROR_EC(PCR)
 (+3VA_DSW)PM_BATLOW#(PCR)
 (PCR)PM_SLP_SUS#(EC)
 (VSUS_ON)+1.0VSUS_VCCPRIM(1.0VSUS_PWRGD)
 (EC)PM_BSMRST#_PCR(PCR)
 (PCR)SUSMARN#(EC)
 (EC)ME_AC_PRESENT_PCH(PCR)
 (EC)PCR_SUSACK#(PCR)
 (PWR_Switch)PWR_SW#(EC)
 (EC)PM_PWRBTN#(PCR)
 (EC)SUSC_EC#(Power)
 (SUSC_EC#)+12V/+5V/+3V
 (EC)SUSB_EC#(Power)
 (SUSB_EC#)+12V/+5V/+3V
 (SUSB_EC#)+1.0V_VCCST,VCCPLL
 (SUSB_EC#)+VCCIO, (+12V)+VCCSTG
 (1.2V_ON)+2.5V(2.5V_PWRGD)
 (1.2V_ON)+VDDQ_CPU(1.2V_PWRGD)
 (+12V)+VCCPLL_OC
 (SUSB_EC#)+VCCIO(VCCIO_PWRGD)
 (ALL_SYSTEM_PWRGD)+VCCSA(IMVPS_PWRGD)
 (DDR_VTT_CTRL)+0.6V
 (CPU)DDR_VTT_CTRL(Power)
 (Power)1.2V_PWRGD(AND)
 (Power)IMVPS_PWRGD
 (AND)ALL_SYSTEM_PWRGD(CPU/PCR/EC/Power)
 (ALL_SYSTEM_PWRGD)VCCST_PWRGD_CPU(CPU)
 (EC)PM_PWROR_PCH(PCR)
 (PCR)CLK_PCH_BCLK(CPU)
 (PCR)H_CPUPWRGD(CPU)
 (CPU)P_SVID_DATA_X2(Power)
 (EC)PM_SYSPWROR_PCH(PCR)
 (PCR)PLT_RST#(CPU/EC/Device)
 (P_IMVPS_DSWON)+VCCOCORE(IMVPS_PWRGD)
 (CPU)H_THERMTRIP#(PCR)
 (PCR)DDR4_DRAMRST#(Memory)

+VCCST






 CFL H Power Sequence
 (AC mode)





Register Name	Register Address	Register Value
0x00000000	0x00000000	0x00000000
0x00000001	0x00000001	0x00000001
0x00000002	0x00000002	0x00000002
0x00000003	0x00000003	0x00000003
0x00000004	0x00000004	0x00000004
0x00000005	0x00000005	0x00000005
0x00000006	0x00000006	0x00000006
0x00000007	0x00000007	0x00000007
0x00000008	0x00000008	0x00000008
0x00000009	0x00000009	0x00000009
0x0000000A	0x0000000A	0x0000000A
0x0000000B	0x0000000B	0x0000000B
0x0000000C	0x0000000C	0x0000000C
0x0000000D	0x0000000D	0x0000000D
0x0000000E	0x0000000E	0x0000000E
0x0000000F	0x0000000F	0x0000000F

Register Name	Register Address	Register Value
0x00000010	0x00000010	0x00000010
0x00000011	0x00000011	0x00000011
0x00000012	0x00000012	0x00000012
0x00000013	0x00000013	0x00000013
0x00000014	0x00000014	0x00000014
0x00000015	0x00000015	0x00000015
0x00000016	0x00000016	0x00000016
0x00000017	0x00000017	0x00000017
0x00000018	0x00000018	0x00000018
0x00000019	0x00000019	0x00000019
0x0000001A	0x0000001A	0x0000001A
0x0000001B	0x0000001B	0x0000001B
0x0000001C	0x0000001C	0x0000001C
0x0000001D	0x0000001D	0x0000001D
0x0000001E	0x0000001E	0x0000001E
0x0000001F	0x0000001F	0x0000001F


PROTECTION




請放靠近PU9101



+12VS_FAN [For FAN]



«Variant Name»

		Project Name Coffeelake-H		Part R1.0
Title : PW_u+12VS_FAN				
Size B	Dept.: NB Power team		Engineer: Hon	
Date: Wednesday, January 15, 2020			Sheet 06	of 103



Project Name

GX531GM

Rev

R1.0

Title : **Type C LDO 3V3**

Size

Custom

Dept.: **ASUSTeK COMPUTER INC.** **Engineer:** **Joe**

Date: **Wednesday, January 15, 2020**


Sheet **97** of **103**


```

(+RTCSBATT)+3VA_R3C
C:CPU
P:PCB
S:PLT
Power
Signal
(+RTCSBATT)+3VA_R3C
(AC_BAT_STS)+3VA/+5VA
(+3VA_R3C)RTCSRST#(PCB)
(Power)AC_IN_OC#(EC)
(EC)PG_ON(+3VA_EC)
(PB_ON)+3VA_EC(EC)
(3VADSW_ON)+3VA_DSW(3VA_DSW_PWRGD)
(EC)DPWRRC_EC(PCB)
(+3VA_DSW)PM_BATLOW#(PCB)
(PCB)PM_SLP_S0S#(EC)
(VSUS_ON)+1.0VSUS_VCCPRAIN(1.0VSUS_PWRGD)
(EC)PM_RBSHST#_PCH(PCB)
(PCB)SUSWRM#(EC)
(EC)MEAC_PRESENT_PCH(PCB)
(EC)PCH_SUSACK#(PCB)
(PWR_Switch)PWR_SW#(EC)
(EC)PM_WBRTN#(PCB)
(EC)SUSC_EC#(Power)
(SUSC_EC#)+12V/+5V/+3V
(EC)SUSB_EC#(Power)
(SUSB_EC#)+12VS/+5VS/+3VS
(VSUS_ON)+1.0V_VCCST_VCCPLL(VCCST_PWRGD)
(+VCCIO)+VCCSTG
(1.2V_ON)+2.5V(2.5V_PWRGD)
(1.2V_ON)+VDDQ_CPU(1.2V_PWRGD)
(+12VS)+VCCPLL_OC
(SUSB_EC#)+VCCIO_VCCPLL(PCB)
(ALL_SYSTEM_PWRGD)+VCCSA(IMVPS_PWRGD)
(DDR_VTT_CTRL)+0.6V
(CPU)DDR_VTT_CTRL(Power)
(Power)+1.2V_PWRGD(AND)
(Power)IMVPS_PWRGD
(AND)ALL_SYSTEM_PWRGD(CPU)/PCH/EC(Power)
(ALL_SYSTEM_PWRGD)VCCST_PWRGD_CPU(CPU)
(EC)PM_PWRRC_PCH(PCB)
(PCB)CLK_PCH_BCLK(CPU)
(PCB)CPU_POWRGD(CPU)
(ALL_SYSTEM_PWRGD)P_IMVPS_EN_10(Power)
(CPU)P_SVID_DATA_X2(Power)
(EC)PM_SYSWRRCK_PCH(PCB)
(PCB)PLT_RST#(CPU/EC/Device)
(P_IMVPS_DIVON)+VCCORCE(IMVPS_PWRGD)
(CPU)H_THERMTRIP#(PCB)
(PCB)DDR4_DRAMSTRP#(Memory)

```

CFL H Power Sequence
(DC mode)



G731GX SKU Table

Option	CPU	GPU	CPU	Power	DRAM	VRAM			
4080G12-4081000	R2-0	4081010K (R21)	/17-7700W	/210W	8G_8pin	VRD_Easyway			
4080G12-4081000	R2-0	4081010K (R21)	/17-7700W	/210W	8G_8pin	VRD_Easyway			

1. CPU: INT 17-7700W 2.8G/6W SR320 BGA 01001-01380000
CPU: INT 17-7700W 2.5G/6W SR320 BGA 01001-01380000

2. GPU: nVidia W7E-G2-A1 PCBGA2152 02004-00480000

ASUS (ASUS) ASUS (ASUS) ASUS (ASUS)

4. EC: ITE IT8995VU-128/DX --06037-00050800

5. onboard memory
8G_8pin 03012-00030400

9. Card Reader: AD6435--020630002400 (Page42)

10. USB Charger IC: (Page52) Sillego SL655584N/VR -- 06016-00040000
MAXIM MAX1456A/RETR+ -- 060016196011

11. USB3.0 Repeater IC: (Page67)
Parade : P887L1B -- 06053-00200000
Maxim : MAX1497C/TG+ -- 06053-00030000

13. Audio Codec : 02043-00130000 (663-V04)

ASUS (ASUS)

ASUS		TBM : 0200 001 001 001	
Engineer: Shinling Hsi			
001		001	
001		001	